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In the world, 70−80% of the people directly or indirectly depend on battery operated devices 
like mobile phone, Electronic tablets, laptops etc. We expect these systems to run at high 
frequency to complete the tasks as quickly as possible because of this high frequency, system 
consumes high power this leads to quick battery drain out and increases in systems 
temperature. So, we are using dynamic voltage and frequency scaling (DVFS) to achieve 
goal of temperature reduction and energy saving. The Xilinx simulation environment 
confirms the theory. 
 
Keywords: DVFS, frequency, processor, power reduction, temperature reduction, xilinx 
 
INTRODUCTION 
In the world, 70−80% of people directly or 
indirectly depends on battery operated 
devices like mobile phones, tabs, laptops 
etc. [1]. We expect these devices to 
perform multiple and complex tasks in an 
effective way, if we run these systems at 
high speed it consumes high power and 
this leads to high power dissipation. In the 
battery operated devices this is the major 
issue, because this dissipation is 
responsible for quick battery drain out and 
this limits the heavy use of this devices in 
competitive way and power dissipation 
tends to system hot then its components 
tend to fail easily and this fail doubles for 
each 10 degree increase [2]. 
 
Dynamic scaling of voltage and frequency 
means dynamically varying the frequency 
and voltage based on the present workload 
on the processor to achieve the goal of 
power and temperature reduction. 
 
Hence, it allows optimization of power and 
energy consumption by altering supply 
voltage and frequency, in simple way we 
can say that it saves dynamic power at run 
time. By doing this, we have to 
compromise little bit with throughput, this 
compromise is manageable because power 
reduction is our primary consideration and 
user satisfaction is very important rather 
than working at high speed of processor. 
In this voltage and frequency pair is 
applied in open loop manner as determined 
at the time of design by keeping sufficient 
margin with guaranteed operation at entire 
work condition. 
 
In the Fig. 1, it is clearly shown that both 
voltage and frequency are internally 
related when the voltage drops, frequency 
also drops with linear relation at the 
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The Fig. 1 graph is not identical for all the 
processor because practically not all the 
processors are same due their chip 
properties, process, design and 
performance on the various temperature 
conditions so, we consider the Fig. 2 
which is more practical approach. In 
nature, it is called as process voltage 
temperature (PVT) spread [3]. 
 
In the real world 96% of processors lay 
between these two curves [4], the main 
reason for these curves are dynamic 
changes in the chip which is also classified 
into fast and slow changes. 
 
The slow changes are like Die drain 
voltage fluctuations, temperature 
variations, internal temperature hot spots, 
fast changes like PLL Jitter, clock tree 
jitter etc. 
 
Basic DVFS using frequency and voltage 
relation can be explained as follows, for 
that we no need to run processor at 
common and fixed frequency and voltage 
throughout, because tasks to the processors 
are time varying criteria, we can reduce or 
vary these two based on our requirements. 
When we reduce frequency and voltage, 
the power consumption and power 
dissipation automatically comes down, 
Fig. 2 explains this basic DVFS method.  
 
 
Figure 2: Voltage frequency relation with 
PVT spread. 
 
Let us consider one processor running at 
the voltage a, as shown in the Fig. 1. 
Suppose we push down this processor to 
the voltage b, then we get additional 
saving of (a-b) difference. When we are 




In Racho Marinov Ivanov, proposed the 
power aware task model for dynamic 
frequency scaling on embedded system, 
which is implemented on the Linux 
operating system [5]. We can apply this 
method at where no urgency task 
executing and memory related instructions 
are executing because the time is wasted in 
these two. 
 
One proposed a system, in that they try to 
reduce the power of processor, for that 
they used the concept of doing the 
dynamic frequency scaling of the low 
priority tasks and task migration on high 
priority tasks [6]. So they can facilitate 
high priority tasks effective execution, for 
this the low priority tasks performance is 
sacrificed. In this they achieved 5-6% 
power reduction with just 0.24% 
performance loss of high priority task. 
 
Another study proposed the application 
driven frequency scaling methods for 
improving efficiency, in this there ultimate 
goal is to satisfy its users not to execute a 
particular number of instructions per 
second, if the CPU uses the low frequency 
for the execution then it is not an issue if it 
is not noticeable by the user, to verify this 
they used the Lenovo think pad laptop of 
core duo, 2GB ram, 4 frequency states [7]. 
 
Ching-Long Su et. al. proposed the low 
power architecture design technology for 
high performance processors, in this they 
used the method of reducing switching 
activity by gray code addressing instead of 
normal, because it is only one bit change 
from address to address [8]. 
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they use the concept of clustered clock 
gating and macro cell reusability at the 
RTL level this reduces dynamic power 
consumption without loss of performance 
[9]. This leads to the 37% of power saving, 
which is very big optimization in micro 
controller. 
  
Lei Yang et. al. proposed the algorithm 
called VI-LAMCS, in that they 
implemented the hybrid task allocation 
method using technologies like worst fit 
decrease, first fit decrease etc [10]. This 
optimizing the static and dynamic energy 
of cluster based multi core processors with 
separate clock and supply voltage for each 
cluster. In that algorithm initially selects 
one frequency then reducing it step by step 
for optimal one. It handles hard deadline 
periodic task with soft real aperiodic tasks 
while optimizing the energy consumption. 
It uses unused capacity of cores for both 
periodic and aperiodic tasks. 
 
CH Hsu et. al. proposed the Dynamic 
power management for low power RISC 
embedded system on SOC [11]. In that, 
they proposed the new architecture for the 
RISC processor, for that they used Verilog 
language for writing code and Xilinx ISE 
12.3 tool for synthesis. The main concept 
of this implementation is when not in use 
just turn off it. The RISC processor core 
operates at maximum speed of 
401.881MHz and use power of 1440 mW. 
The overall SOC (System-on-Chip) 
module operates on maximum Frequency 
of 214.508MHz. 
 
AP Chandrakasan et. al. made survey on 
different frequency scaling methods to 
check the security threat and amount of 
data loss due to dynamic frequency scaling 
[12]. Then after they came to the 
conclusion that the data loss is not only 
depends on frequency scaling, it also 
depends on the hardware and version of 
operating system used. 
 
PROPOSED WORK 
For the work, we designed the DVFS 
enabled processor using Verilog code and 
Xilinx platform then we considered the 
inputs for that initially look for the code in 
format to understand the opecode 




It is a 16 bit binary number in which the 
first two bits indicates the processor mode 
in which it operates, it operates in two 
modes as immediate and register mode if 
the 15th and 14th position as 00,01. It 
operates in immediate mode in this the 
outputs of IFM machine is take it as it is, if 
it is 10, 11 then it operates in reg mode 
then padding is takes place for inputs. 
From 13-10th bit indicates the mode of the 
operation like if the bit is 0000 then 
addition operation takes place, if 0010 then 
multiplication operation takes place and so 
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inputs A and B. 
 
The Fig. 3 work flow indicates the work 
flow of the processor in the Xilinx 
platform. At the beginning the user inputs 
taken as A, B, Rst and Cin which is 16 bit, 
if the Rst is high then no operations takes 
place it simply produces the output as 
16b0 [13, 14]. If the Rst is low then the 
actual work is takes place based on the 
input Cin, the mode of operation is based 
on the 1st two bits of Cin as immediate or 
Reg mode then the ALU operation is takes 
place based on the opcode then the output 




Figure 3: Work flow of processor. 
 
The including the concept of DVFS in 
which the clock is given to the PWM, CO 
and REG block and inverted clock is given 
to the counter and clock generator blocks 
in which it produces the random clk based 
on this clock the processor operates which 
also reduces the power requirement of the 
system by this way we can reduce the 
power and temperature of the processor 
the clock distribution shown in the Fig. 4.
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RESULTS AND ANALYSIS 
The Fig. 5 shows that when the Rst is high 
it don’t do any operations it simply  
 




Figure 5: When Rst is high. 
 
When Rst is low then the system do actual 
work for example in the Fig. 6 the input A 
is 4 and B is 2 and Cin by observing Cin it 
must operate in immediate mode and 
doing addition operation then it produces 
the output as 6. 
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Figure 7: Output in REG mode. 
 
The Fig. 7 shows the processor operation 
in Reg mode with both inputs as 2 and 
produces the output based on the clocks. 
 
The ASIC implementation of the same 
work is shown in the Fig. 8, which is 
designed using the Cadence tool.
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Figure 9: Normal v/s DVFS power summary. 
 
 
Figure 10: Normal v/s DVFS power analysis. 
 
From the Fig. 9 and 10, we can 
conclude that compared with normal 
processor, our processor consumes less 
power normal processor consumes 
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Figure 12: Normal v/s DVFS thermal analysis. 
 
From the Fig. 11 and 12, we can conclude 
that the junction temperature of normal 




The proposed DVFS technique introduced 
in this paper uses the cluster clocking 
method to run the processor, so this 
significantly improve processor power 
efficiency by reducing power consumption 
and temperature. So, it is very useful in 
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